A simple technique to realise a switched current memory cell operating from low supply voltage (0.75 V) with clock-feedthough (CFT) error reduction is presented. Unlike previous techniques that try to minimise current error by compensation at the output, this technique prevents the occurrence of current error by removing the feedthrough voltage from the input port of the memory transistor directly. As a result, the CFT error current at the output is almost completely eliminated employing a simple and compact circuit structure. Simulation results are given, showing good agreement to the theory.
Introduction: A switched current (SI) memory is a basic building block for analogue sampled data signal processing that can be implemented in standard digital CMOS processes [1] . The major problem that degrades the accuracy and limits high frequency performances of the memory is feed-through error due to the non-ideal characteristic of a MOS switch [2] . Fig. 1a shows a basic first generation SI memory, switch S 1 implemented by a MOS device. After turning off, S 1 injects charge into the gate of memory transistor M 2 . This results in an undesired gate voltage fluctuation of M 2 (V CFT ) which is consequently transferred into an output current error. Although V CFT depends on the dimensions of the switch, the speed and amplitude of the clock signal and the input current (i in ), for simplification, V CFT is usually considered a signal independent parameter. Nevertheless, after calculating the output current using the square-law input-output relation of a MOSFET operating in strong inversion saturation, the result shows that the error current contains both offset and signal-dependent parts [2] . To minimise the error, several techniques have been proposed, most based on generating additional error currents to cancel the original one at the output. Since there are both signal dependent and offset parts, to achieve a complete cancellation (only in theory), complicated circuit and/or clock scheme techniques are unavoidable [2 -5] . In this Letter, we change the point of view from trying to compensate for the drain-current error of the memory transistor to reducing the gate-source voltage error of the same transistor so that the current error does not appear at the output. Voltage-feedthrough cancellation: The proposed cancellation concept can be described through the circuit shown in Fig. 1b . In addition to the basic memory, switch S 2 , operated during the same clock phase as the main switch S 1 , and a voltage follower/level shifter (VF) are added.
In the sampling phase, the source voltages of M 1 and
and their gate voltages are also equal due to closed switch S 1 . Therefore, under the assumption that the drain voltages of M 1 and M 2 are equal or channel length modulation is negligible, the drain current of M 2 will equal l D2 ¼ (k 2 /k 1 ) l D1 , where k i is the transconductance parameter of both transistors and l D1 ¼ l o þ i in is the drain current of M 1 . This operation is exactly the same as the basic circuit in Fig. 1a .
In the hold phase, while switches S 1 and S 2 are turned off, i.e. open, the charge induced by S 1 will be injected into the gate of M 2 , thereby creating a gate voltage V GCFT þ V Gsamp and, at the same time, the charge induced by S 2 will be converted into a voltage at the voltage follower input and subsequently be relayed to the source terminal of M 2 , thereby creating a voltage V SCFT þ V Ssamp . V GCFT and V SCFT are the feed-through error voltages at the gate and source terminals, respectively, and V Gsamp and V Ssamp are the voltages at the end of the previous sampling phase at the gate and source terminals, respectively.
The resulting gate-source voltage of M 2 during the hold phase becomes
In the case of identical switches, identical gate-source capacitances of M 2 and of the MOS transistor used in the voltage follower, and when the input current is small with respect to the bias current, the V GSCFT can become nearly zero. It should be noted that, in practice, switches and capacitances can be matched relatively well and the former requirements are readily met. However, it is not worth keeping the input current very small. In fact, the opposite is true, we require a large input current for large signal-to-noise ratio. Variation of input signal amplitude induces variation of V GCFT , while V SCFT is kept constant because S 2 is connected to a constant V ref . Therefore complete error cancellation can never be accomplished. However, large amounts of current error can be successfully reduced by this technique.
Low-voltage micro-power SI memory: Fig. 2 shows the proposed SI memory circuit. Since the circuit is designed to be implemented in a 0.13 mm n-well process, to avoid the body effect, P-channel devices are used for the memory core (M 1 2 M 2 ) and the voltage follower/ level shifter (M 3 2 M 4 ). To bias all transistors to operate in strong inversion saturation, at least
is required for voltage supply, where V tp is a threshold voltage of the PMOS, V effo is the minimum voltage required by current source I o and V effi is an effective voltage of each transistor. Setting V ref to be equal to V effo , the switch gate-source overdrive voltage becomes jV tp j þ V eff123 þ V eff4 , which is large enough to turn on the NMOS switches (M S1 2 M S2 ). Since for this technology the threshold voltages of N and P channel devices are found to be V tn ffi 2V tp ffi 0.3 V, for low current operation, a supply voltage V DD ¼ 0.75 V is sufficient.
Fig. 2 Low voltage SI memory with error cancellation
Trying to minimise and equalise the charge injection, dimensions of M S1 and M S2 are set to be minimal and identical (150 nm/130 nm, in this case). The voltage follower/level shifter is formed by a flipped voltage follower [6] , comprising M 3 and M 4 , also biased by I o . The impedance at the source terminal of M 3 is very low. M 1 and M 2 are equally sized to M 3 so that their gate-source capacitances are identical and consequently V GCFT2 ' V GCFT3 . Consequently, V GSCFT2 ' 0, resulting in no current error at the output.
Simulation results: To verify the proposed concept, the SI memory in To estimate the error at different input signal amplitudes, the maximum errors at the peak of the output signal were collected and plotted against the input modulation index in Fig. 4a . Without M S2 , the maximum current errors were larger than 65 nA and increase with input amplitude. After insertion of M S2 , the errors are suppressed and remain lower than 4 nA and almost constant. Fig. 4b shows how much of the errors (in per cent) have been removed by inserting M S2 . The graph reveals that using this technique more than 94% of the feedthrough error can be removed. Conclusion: A simple circuit technique to realise a compact lowvoltage, micro-power, high accuracy SI memory is presented. Simulation results confirm that the proposed circuit successfully rejects a large percentage of the output current error. Therefore, the proposed circuit can be considered an effective building block for lowpower, high-accuracy, analogue sampled data signal processing. 
